\$\begingroup\$
\$\endgroup\$
The ++ operator in Systemverilog is blocking.
Is there a nonblocking equivalent to it, or are we bound to use the more verbose x<=x+1 form if we want to keep it nonblocking?
Refer to IEEE Std 1800-2017, section 11.4.2 Increment and decrement operators:
These increment and decrement assignment operators behave as blocking assignments.
toolic
10.8k11 gold badges31 silver badges35 bronze badges
asked Feb 14, 2021 at 19:28
1 Answer 1
\$\begingroup\$
\$\endgroup\$
1
There is no non-blocking equivalent to the ++ operator. It has been suggested for the next revision of the standard.
answered Feb 14, 2021 at 20:45
-
\$\begingroup\$ Note that the suggestion was rejected for not having enough benefit. accellera.mantishub.io/view.php?id=7322 \$\endgroup\$dave_59– dave_592023年02月14日 05:04:21 +00:00Commented Feb 14, 2023 at 5:04
lang-vhdl