Synopsys’ ARC® Classic processor IP portfolio includes processors based on the flexible and proven 32-/64-bit ARCv2 and ARCv3 instruction set architecture (ISA) with features optimized for a broad range of embedded and deeply embedded applications, including functional safety support up to ASIL-D. It is complemented with ARC-based subsystems and software development tools.
Ultra-compact cores for power-critical and area-sensitive embedded and deeply embedded applications
High-Performance processors optimized for GHz+ operating speeds with minimum area and power consumption
Performance-efficient, ultra-low power, compact processors enables integration of security into SoCs to protect against logical, hardware and physical attacks
Complete suite of commercial and open-source development tools and OSes for ARC and ARC-V based SoCs
Connect with the Synopsys Processor IP Team