IMPLY gate

The IMPLY gate is a digital logic gate that implements a logical conditional.^[1]

IMPLY can be denoted in algebraic expressions with the logic symbol right-facing arrow (→). Logically, it is equivalent to material implication, and the logical expression ¬A v B.

There are two symbols for IMPLY gates: the traditional symbol and the IEEE symbol. For more information see Logic gate symbols.

While the Implication gate is not functionally complete by itself, it is in conjunction with the constant 0 source. This can be shown via the following:

${\displaystyle {\begin{aligned}A\rightarrow 0&:=\neg A\\(A\rightarrow 0)\rightarrow B&=\neg (\neg A)\lor B\\&=A\lor B.\end{aligned}}}${\displaystyle {\begin{aligned}A\rightarrow 0&:=\neg A\\(A\rightarrow 0)\rightarrow B&=\neg (\neg A)\lor B\\&=A\lor B.\end{aligned}}}

Thus, since the implication gate with the addition of the constant 0 source can create both the NOT gate and the OR gate, it can create the NOR gate, which is a universal gate.

• NIMPLY gate
• AND gate
• NOT gate
• NAND gate
• NOR gate
• XOR gate
• XNOR gate
• Boolean algebra (logic)
• Logic gates

-

• Logic gates
• Computing stubs

• Articles with short description
• Short description matches Wikidata
• Articles needing additional references from November 2025
• All articles needing additional references
• Commons category link is on Wikidata
• All stub articles