- Corpus ID: 31525301
Comparison of Wideband Channelisation Architectures
@inproceedings{Lillington2003ComparisonOW, title={Comparison of Wideband Channelisation Architectures}, author={John Lillington}, year={2003}, url={https://api.semanticscholar.org/CorpusID:31525301} }
- J. Lillington
- Published 2003
- Computer Science, Engineering
Comparisons between the competing techniques for real-time wideband channelisation including the pipelined FFT, Polyphase DFT's, multiple digital down-converters (DDC’s), the Pipelined Frequency Transform (PFT) and its derivative, the Tuneable PFT (TPFT) are made.
No Paper Link Available
15 Citations
Figures and Tables from this paper
15 Citations
FPGA Implementation of Tunable FFT For SDR Receiver
- Himanshu Shekhar
- 2009
Computer Science, Engineering
This paper describes the TPFT architecture and will highlight the advantages of this technique over competing solutions, and the proposed architecture is coded using VHDL and the simulation and synthesis reports are discussed.
A Flexible and Compact Digital Front-End Design for Wideband Software Radio Receivers
- Yu Han
- 2011
Computer Science, Engineering
This paper aims to study, design, and implement a flexible wideband DFE architecture that can be compactly implemented on field programmable gate array (FPGA), and the tradeoff between cost and computing complexity is analyzed.
FPGA based Uniform ChannelizerImplementation
- Fangzhou Wu
- 2016
Engineering, Computer Science
The full FRM GDFT-FB and alternative narrowband FRM GDFt-FB are both implemented in FPGA platform, in order to achieve a better performance and hardware efficiency.
A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC
- J. Smith John I. Bailey B. Mazin
- 2021
Engineering, Computer Science
The design and implementation of a 4 GHz, 4096-branch, 8-tap, 2/1 oversampled polyphase channelizer implemented on a Xilinx RFSoC is reported, providing the first example of an oversampling poly phase channelizer running on a system on a chip architecture created without direct use of hardware description language.
Scalable and Reconfigurable Digital Front-End for SDR Wideband Channelizer
- Gil Savir
- 2006
Computer Science, Engineering
This dissertation presents a flexible and reconfigurable wideband channelizer architecture that can be implemented on state-of-the-art FPGAs and simulates this algorithm for a broad range of practical parameters in order to determine hardware design requirements and performance trade-offs.
Reconfigurable low complexity digital filter banks for software radio receivers.
- R. Mahesh
- 2009
Engineering, Computer Science
Five new methods are proposed for realizing reconfigurable low complexity channel filters and filter banks in SDR receivers using common subexpression elimination (CSE) algorithm to reduce the complexity of coefficient multiplication in FIR filter architectures.
A reconfigurable wideband streaming channeliser for RF sensing applications: A multiple GPU-based implementation
- Simon Faulkner S. D. Elton T. Lamahewa David Roberts
- 2017
Computer Science, Engineering
The design and implementation of a reconfigurable, software-defined spectral channeliser for radio frequency (RF) spectrum sensing applications that targets a parallel, multi-core processor architecture in the form of a graphics processing unit (GPU) and incorporates a polyphase filter bank design is described.
Reconfigurable discrete Fourier transform filter banks for multi-standard channelizers
- R. Mahesh A. P. Vinod
- 2010
Computer Science, Engineering
A new DFTFB is presented which can be reconfigured with minimal overhead to extract channels of different bandwidths and consists of a prototype filter which employs the concept of coefficient decimation for obtaining different passband widths.
Improving Generalized Discrete Fourier Transform (GDFT) Filter Banks with Low-Complexity and Reconfigurable Hybrid Algorithm
- Temidayo Otunniyi H. Myburgh
- 2021
Engineering, Computer Science
Digit.
This work improves the improvement and implementation of the hybrid generalized discrete Fourier transform using a parallel distributed arithmetic-based residual number system (PDA-RNS) filter and proposes a lower compexity algorithm for this transform.
Reconfigurable FPGA-Based Channelization Using Polyphase Filter Banks for Quantum Computing Systems
- J. Pfau S. P. D. Figuli S. Bähr J. Becker
- 2018
Computer Science, Engineering
A low latency, adaptable, FPGA-based channelizer using the Polyphase Filter Bank (PFB) signal processing algorithm is presented, allowing the user to select from different numbers of channels, sample bit widths and throughput specifications.
4 References
An economical class of digital filters for decimation and interpolation
- E. Hogenauer
- 1981
Engineering, Computer Science
A class of digital linear phase finite impulse response (FIR) filters for decimation and interpolation and use limited storage making them an economical alternative to conventional implementations for certain applications.
Theory and application of digital signal processing
- L. Rabiner B. Gold C. K. Yuen
- 1975
Engineering, Computer Science