Reconfigurable FPGA-Based Channelization Using Polyphase Filter Banks for Quantum Computing Systems

@inproceedings{Pfau2018ReconfigurableFC,
 title={Reconfigurable FPGA-Based Channelization Using Polyphase Filter Banks for Quantum Computing Systems},
 author={Johannes Pfau and Shalina Percy Delicia Figuli and Steffen B{\"a}hr and J{\"u}rgen Becker},
 booktitle={International Workshop on Applied Reconfigurable Computing},
 year={2018},
 url={https://api.semanticscholar.org/CorpusID:19089600}
}
A low latency, adaptable, FPGA-based channelizer using the Polyphase Filter Bank (PFB) signal processing algorithm is presented, allowing the user to select from different numbers of channels, sample bit widths and throughput specifications.

6 Citations

A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC
The design and implementation of a 4 GHz, 4096-branch, 8-tap, 2/1 oversampled polyphase channelizer implemented on a Xilinx RFSoC is reported, providing the first example of an oversampling poly phase channelizer running on a system on a chip architecture created without direct use of hardware description language.

Low-cost, High-speed Parallel FIR Filters for RFSoC Front-Ends Enabled by CλaSH
We present a new low-cost, high-speed parallel FIR filter generator targeting the Xilinx Radio Frequency System on Chip (RFSoC) and direct RF sampling applications. We compose two existing approaches...

Tina: Acceleration of Non-NN Signal Processing Algorithms Using NN Accelerators
This paper introduces TINA, a novel framework for implementing non Neural Network (NN) signal processing algorithms on NN accelerators such as GPUs, TPUs or FPGAs, and shows that TINA is highly competitive vs alternative frame-works, specifically for complex functions with iterations.

Exploring the Versal AI Engines for Signal Processing in Radio Astronomy
This work explores the AIEs to evaluate their capabilities for real-time signal processing in radio telescope systems, and develops an efficient PFB implementation that requires only 12 AIEs.

Real-Time Graph Building on FPGAs for Machine Learning Trigger Applications in Particle Physics
By enabling an hardware-accelerated preprocessing of graphs, this work enables the deployment of novel Graph Neural Networks (GNNs) in first-level triggers of particle physics experiments and proves that the automated methodology generates online graph building designs suitable for a wide range of particle physics applications.

Modeling and implementing the behavior of RR robot using FPGA
In this paper, the mathematical model of a non-linear RR manipulator is developed, and the circuit design of the system is described first in detail, and then implemented on the FPGA (field programmer gate array) prototyping board.

17 References

A novel system on chip for software-defined, high-speed OFDM signal processing
A novel system on chip (SoC) that is especially developed for digital signal processing of high-speed orthogonal frequency division multiplexing (OFDM) signals with data rates up to gigabits per second is described.

FPGA realization of GDFT-FB based channelizers
This work examines the design and implementation of the fundamental DFT-FB and GDFT-FB on an FPGA in both critically sampled and oversampled variants and solutions to various design issues are presented.

FPGA based FRM GDFT filter banks
This work examines the design and implementation of the full FRM GDFT-FB and narrowband FRM gFT modulated Filter Bank on an FPGA and describes solutions to various design issues encountered and evaluates the DSP performance and the FPGa resource usage using a concrete channelization problem based on TETRA 25 kHz channels.

Digital receivers and transmitters using polyphase filter banks for wireless communications
Provides a tutorial overview of multichannel wireless digital receivers and the relationships between channel bandwidth, channel separation, and channel sample rate. The overview makes liberal use of...

Compensating for oversampling effects in polyphase channelizers: A radio astronomy application
The structure of the oversampled polyphase filterbank used for the new Australian Square Kilometer Array Pathfinder (ASKAP) radio telescope is presented and a technique used to correct for the sub-band frequency shift brought about by oversampling is described.

Reconfigurable Polyphase Filter Bank Architecture for Spectrum Sensing
A general architecture for implementation of filter banks on FPGAs is presented, exploiting heterogeneous resources, taking advantage of the fact that subband filters run at a reduced sample rate, and hence can share the same computational resources.

Multirate Signal Processing for Communication Systems
This book offers the first systematic, clear, and intuitive introduction to multirate signal processing for working engineers and system designers.

Comparison of Wideband Channelisation Architectures
Comparisons between the competing techniques for real-time wideband channelisation including the pipelined FFT, Polyphase DFT's, multiple digital down-converters (DDC’s), the Pipelined Frequency Transform (PFT) and its derivative, the Tuneable PFT (TPFT) are made.

Channelized Receiver with WOLA Filterbank
Polyphase DFT filterbank is an efficient structure for channelized receivers, but its flexibility limited by the fixed relationship between decimating factor and channel number. In this paper, a...