- Corpus ID: 114240186
FPGA based Uniform ChannelizerImplementation
@inproceedings{Wu2016FPGABU,
title={FPGA based Uniform ChannelizerImplementation},
author={Fangzhou Wu},
year={2016},
url={https://api.semanticscholar.org/CorpusID:114240186}
}- Fangzhou Wu
- Published 2016
- Engineering, Computer Science
The full FRM GDFT-FB and alternative narrowband FRM GDFt-FB are both implemented in FPGA platform, in order to achieve a better performance and hardware efficiency.
Figures and Tables from this paper
- figure 2.1
figure 2.1 - table 2.1
table 2.1 - figure 2.10
figure 2.10 - figure 2.11
figure 2.11 - figure 2.12
figure 2.12 - figure 2.13
figure 2.13 - figure 2.14
figure 2.14 - figure 2.15
figure 2.15 - figure 2.16
figure 2.16 - figure 2.17
figure 2.17 - figure 2.2
figure 2.2 - figure 2.3
figure 2.3 - figure 2.4
figure 2.4 - figure 2.5
figure 2.5 - figure 2.6
figure 2.6 - figure 2.7
figure 2.7 - figure 2.8
figure 2.8 - figure 2.9
figure 2.9 - figure 3.1
figure 3.1 - figure 3.10
figure 3.10 - table 3.1
table 3.1 - figure 3.11
figure 3.11 - figure 3.12
figure 3.12 - figure 3.13
figure 3.13 - figure 3.14
figure 3.14 - figure 3.15
figure 3.15 - figure 3.16
figure 3.16 - figure 3.17
figure 3.17 - figure 3.2
figure 3.2 - table 3.2
table 3.2 - figure 3.3
figure 3.3 - table 3.3
table 3.3 - figure 3.4
figure 3.4 - table 3.4
table 3.4 - figure 3.5
figure 3.5 - table 3.5
table 3.5 - figure 3.6
figure 3.6 - figure 3.8
figure 3.8 - figure 3.9
figure 3.9 - figure 4.1
figure 4.1 - figure 4.10
figure 4.10 - table 4.1
table 4.1 - figure 4.11
figure 4.11 - figure 4.2
figure 4.2 - table 4.2
table 4.2 - figure 4.3
figure 4.3 - figure 4.4
figure 4.4 - figure 4.5
figure 4.5 - figure 4.6
figure 4.6 - figure 4.7
figure 4.7 - figure 4.8
figure 4.8 - figure 4.9
figure 4.9 - figure 5.1
figure 5.1 - figure 5.10
figure 5.10 - table 5.1
table 5.1 - figure 5.11
figure 5.11 - figure 5.12
figure 5.12 - figure 5.13
figure 5.13 - figure 5.14
figure 5.14 - figure 5.15
figure 5.15 - figure 5.16
figure 5.16 - figure 5.17
figure 5.17 - figure 5.18
figure 5.18 - figure 5.19
figure 5.19 - figure 5.2
figure 5.2 - table 5.2
table 5.2 - figure 5.3
figure 5.3 - figure 5.4
figure 5.4 - figure 5.5
figure 5.5 - figure 5.6
figure 5.6 - figure 5.7
figure 5.7 - figure 5.8
figure 5.8 - figure 5.9
figure 5.9 - figure 6.1
figure 6.1 - figure 6.2
figure 6.2 - table 6.2
table 6.2 - figure 6.3
figure 6.3 - table 6.3
table 6.3 - figure 6.4
figure 6.4 - table 6.4
table 6.4 - figure 6.5
figure 6.5 - figure 6.6
figure 6.6 - figure 6.7
figure 6.7
71 References
Combined FRM and GDFT filter bank designs for improved nonuniform DSA channelisation
- Alvaro Palomo Navarro R. Farrell Rudi C. Villing
- 2016
Computer Science, Engineering
Various combinations of GDFT-FB with the frequency response masking technique are proposed and evaluated for both uniform and nonuniform channelisation applications and results show that the proposed techniques achieve savings in both the number of filter coefficients and thenumber of operations per input sample.
Design of M‐Channel IIR Uniform DFT Filter Banks Using Recursive Digital Filters
- M. J. Dehghani R. Aravind K. Prabhu
- 2003
Engineering, Computer Science
The current structure of the proposed filter bank is more efficient in terms of computational complexity than the most general IIR DFT filter bank, and this results in a reduced computational complexity by more than 50% in both the critically sampled and oversampled cases.
A pipelined digital differential matched filter FPGA implementation and VLSI design
- Kuang-Chan Liu Wun-Chang Lin Chorng-Kuang Wang
- 1996
Engineering, Computer Science
Proceedings of Custom Integrated Circuits...
The PDDMF (Pipelined Digital Differential Matched Filter) not only saves half of the hardware and power, but also improves the speed to a single operation time of M&S, which makes it more suitable for personal communication high speed and low power requirements than the conventional methods.
An Approach for Synthesis of Modulated-Channel FIR Filter Banks Utilizing the Frequency-Response Masking Technique
- Linnéa Rosenbaum Per Löwenborg H. Johansson
- 2007
Computer Science, Engineering
This paper proposes an approach for synthesizing modulated maximally decimated FIR filter banks (FBs) utilizing the frequency-response masking technique, and a new tailored class of FRM filters is introduced and used for synthesized nonlinear-phase analysis and synthesis filters.
A New Low Complexity Uniform Filter Bank based on the Improved Coefficient Decimation Method
- Abhishek Ambede K. G. Smitha A. P. Vinod
- 2013
Computer Science, Engineering
This paper proposes a new uniform filter bank (FB) based on the improved coefficient decimation method (ICDM) and shows that the proposed FB is a very low complexity alternative to the other FBs in literature, especially the widely used discrete Fourier transform based FB (DFTFB) and the CDM based FB.
Comparison of Wideband Channelisation Architectures
- J. Lillington
- 2003
Computer Science, Engineering
Comparisons between the competing techniques for real-time wideband channelisation including the pipelined FFT, Polyphase DFT's, multiple digital down-converters (DDC’s), the Pipelined Frequency Transform (PFT) and its derivative, the Tuneable PFT (TPFT) are made.
Two-Channel FIR Filter Banks Utilizing the FRM Approach
- H. Johansson T. Saramäki
- 2003
Engineering, Computer Science
Efficient structures are introduced for implementing the proposed filter banks, and algorithms are described for maximizing the stopband attenuations of the analysis and synthesis filters in the minimax sense subject to the given allowable amplitude and/or aliasing errors.
FPGA IMPLEMENTATION OF COEFFICIENT DECIMATED POLYPHASE FILTER BANK STRUCTURE FOR MULTISTANDARD COMMUNICATION RECEIVER
- P. Devi R. Bhuvaneshwaran
- 2014
Computer Science, Engineering
This paper proposed a method of filter bank technique which reduces the overall complexity of the design and synthesized on 0.18μm CMOS technology single core Field programmable gate array.
Reconfigurable Polyphase Filter Bank Architecture for Spectrum Sensing
- Suhaib A. Fahmy L. Doyle
- 2010
Computer Science, Engineering
A general architecture for implementation of filter banks on FPGAs is presented, exploiting heterogeneous resources, taking advantage of the fact that subband filters run at a reduced sample rate, and hence can share the same computational resources.
Practical Non-Uniform Channelization for Multistandard Base Stations
- Alvaro Palomo Navarro Rudi C. Villing R. Farrell
- 2011
Engineering, Computer Science
A multistage filter design is applied to two different non-uniform generalized DFT-based channelizers in order to reduce their filter orders and leads to a more feasible design and practical physical implementation.
...