Skip to main content
Stack Overflow
  1. About
  3. For Teams
Filter by
Sorted by
Tagged with
0 votes
0 answers
329 views

I am migrating a code from Linux to ghs Integrity Real Time OS. The code requires opening physical/main memory and then map the physical to virtual memory using mmap. In Linux, main memory is accessed ...
2 votes
1 answer
721 views

this is VM, There is no bus-info in the uevent file ~]# ethtool -i eth0 | grep bus-info bus-info: .&checktime(0000,00,03,':').0 ~]# lshw -C net -businfo Bus info Device Class Description =========...
0 votes
2 answers
1k views

Since PCIe write is a Post TPL, what will happen when CPU tries to write to a memory mapped BAR address very frequently? For example, write a busy loop and update a Register on a PCIe device. When the ...
Myrfy's user avatar
  • 675
0 votes
0 answers
330 views

I'm trying to access eMMC soldered to Intel SDIO controller on Intel Atom z8350 platform. The documentation says that there are 3 controllers in the SoC, but PCI scanning finds only one one that is ...
2 votes
0 answers
167 views

I am doing Embedded linux with QC RB5 Development Kit it have PCIe on the kit, and i wish to use it as IPC with another board ambarella cv5 development kit with PCIe too, which to send high speed data ...
1 vote
0 answers
451 views

A PCI device seems to have some sort of incompatibility with the process of I/O port range assignment on Linux, even if it works on Windows without any effort with a completely blank driver. I would ...
0 votes
0 answers
114 views

If a PCI device can work with both 64-bit PCI bus and 32-bit bus. Suppose the PCI device is a memory card. When the device works with 64-bit PCI bus, it can transfer 64 bits. On 32-bit PCI bus, the ...
0 votes
0 answers
158 views

I was reading about how PCI bus gets to find the information about a PCI device before any transaction can take place. Please check the excerpt below. For example, in case of a PCI memory device, how ...
PG1995's user avatar
  • 109
0 votes
0 answers
95 views

I was reading about 32-bit PCI bus and how a PCI device advances its address. AD[31:0] is used to for addresses and data. If the PCI is requesting all four bytes to be transferred at the same time, ...
1 vote
1 answer
668 views

I'm creating new PCI device in qemu that is part DMA and part NVMe controller. And I need to get the physical address of the NVMe device, from within my new device to use dma_memory_read(...) Is there ...
0 votes
1 answer
1k views

So I know that having a 32-bit PCI BAR (Base Address Register) can be accessed on a 64-bit Operating System (this link gives some information about it and I myself have tested it) (let us say it is a ...
0 votes
0 answers
226 views

This is scanning code uint32_t pci_read_configd(uint8_t bus, uint8_t dev, uint8_t func, uint8_t offset) { uint32_t address; uint32_t lbus = (uint32_t)bus; uint32_t ldev = (uint32_t)dev; ...
-1 votes
1 answer
158 views

In the receiver side of the physical layer's logic block, the local clock is accurate to +/- 300 ppm. Can anyone explain about this in details please?!
-1 votes
1 answer
714 views

There is parallel bus for pci and serial bus for pcie. Why parallel bus cannot be used for pcie but are using serial bus? why there is shift to serial bus for pcie?
0 votes
1 answer
2k views

I am trying to rescan PCI bus in my own kernel driver with the help of pci_rescan_bus() kernel function but I do not see it is functioning same. If I try to do same from user space by running ...

15 30 50 per page
1
2 3 4 5 6

AltStyle によって変換されたページ (->オリジナル) /