The RISC-V Virtual Machine
c linux emulator vm translation virtual-machine emulation jit riscv risc emulators risc-v riscv32 riscv-linux riscv64 tracing-jit riscv-simulator riscv-emulator instruction-decoding rvvm
-
Updated
Sep 1, 2025 - C
#
riscv-emulator
Here are 74 public repositories matching this topic...
Language: All
Filter by language
Sort: Most stars
Sort options
The fastest RISC-V sandbox
emulator lightweight multi-platform cmake interpreter cpp jit riscv low-latency zero-dependency no-dependencies userspace risc-v binary-translation cpp20 ultra-low-latency riscv-emulator
-
Updated
Aug 23, 2025 - C++
RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
-
Updated
May 29, 2024 - Rust
RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-V hardware.
processor-architecture simulator processor virtualization hypervisor optimize platformio riscv peripherals android-app computer-architecture cpu-profiling sbc risc-v sel4 risc-processor rv32 riscv64 tensoflow-lite riscv-emulator
-
Updated
Jan 4, 2024 - Assembly
Compact and Efficient RISC-V RV32I[MAFC] emulator
emulator virtual-machine riscv jit-compiler bare-metal risc-v instruction-set-simulator gdbstub elf-parser riscv32 rv32imf riscv-simulator riscv-emulator system-emulation
-
Updated
Jul 19, 2025 - C
Reference implementation for the book "Writing a RISC-V Emulator in Rust".
-
Updated
Aug 11, 2022 - Rust
This project aims to build an Embedded Linux System, in order to analyze the chip from the power-on execution of the first instruction to the entire system running, based on qemu simulator development board. 本项目旨在真正从0开始构建嵌入式linux系统,为了剖析芯片从上电开始执行第一条指令到整个系统运行,基于qemu定制模拟器开发板。
-
Updated
Aug 12, 2025 - C
F# RISC-V Instruction Set formal specification
library cpu fsharp fs riscv isa risc-v risc-processor riscv32 riscv64 riscv-simulator riscv-emulator
-
Updated
Sep 11, 2024 - F#
A minimalist RISC-V system emulator capable of running Linux kernel
-
Updated
Aug 11, 2025 - C
💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visualization. Project report available.
cmake cpu pipeline cpp riscv gtest computer-architecture speculation branch-prediction riscv32 riscv-simulator riscv-emulator tomasulo-algorithm
-
Updated
Jul 2, 2020 - C++
TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
-
Updated
May 1, 2022 - C++
Simple risc-v emulator, able to run linux, written in C.
c linux emulator embedded-systems riscv risc-v embedded-c uclinux riscv32 riscv-linux rv32 riscv64 riscv-emulator risc-v64 rv64 riscv-em risc-v-emulator
-
Updated
Apr 11, 2024 - C
可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals are emulated. Support running mainline Linux.
-
Updated
Oct 1, 2024 - C
TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
machine-learning ai compiler assembly assembler ml riscv risc-v riscv32 riscv-asm riscv-simulator riscv-emulator riscv-assembly riscv-assembler risc-v-32-simulation risc-v-simulator
-
Updated
Nov 1, 2023 - Python
A RISC-V emulator built with ClickHouse SQL
-
Updated
Jun 12, 2025 - Go
Yet another RISC-V Simulator on the web, running on Webassembly! https://riscv.vercel.app/
javascript simulator cpp webassembly risc-v riscv-simulator riscv-emulator risc-v-emulator risc-v-simulator
-
Updated
May 2, 2024 - TypeScript
JIT-accelerated RISC-V instruction set simulator
-
Updated
Dec 7, 2023 - C++
Improve this page
Add a description, image, and links to the riscv-emulator topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the riscv-emulator topic, visit your repo's landing page and select "manage topics."