Verilog code for this question

Question

The question in my textbook was:

Design and implement a Serial 2’s Complementer with a Shift Register and a flip–flop. The binary number is shifted out from one side and it’s 2’s complement shifted into the other side of the shift register.

I got the solution but I was curious to know the Verilog implementation of it. How do I do that? circuit diagram

This is the solution.

EDIT: my actual circuit diagram. My circuit diagram

• Shashank V M: Why is your output fed back to the input?
• Shashank V M: Where did you get your solution from?
• Savannah Madison: @ShashankVM because they have asked to
• Savannah Madison: @ShashankVM i did that because i dont have a good quality cam to take the pic of my circuit.
• Mitu Raj: If you feedback, what happens is that: Suppose I load 1010 initially, I will get 0110 serially, which is fed back to the input Then I get 1010 serially at output, which is fed back again. It goes 1010, 0110, 1010, 0110 .... Ah maybe this is the intention.

Answer 1

ESE doesn't promote free coding service, we can only guide. You already have the circuit with you. So look at it and try to code structurally for example -

1. Design a simple shift register which is loadable with a parallel binary data (tons of references in google).
2. Design a D flip-flop module with reset (basics).
3. Instantiate and integrate both of them in a top module.
4. Just map the signals between your shift register and flip-flop as shown in the figure, imagine them as wires and how you would connect these two hardwares on a breadboard.

Otherwise, understand the functionality and code the complete circuit in behaviour model. You can do design this in Verilog in many ways.

• Mitu Raj: It would be the binary number whose 2's compliment is serially output if this is implemented using a PISO shift register.
• Mitu Raj: The circuit shows serial output has to be fed back to the input. So tell me what you will do if I want to find the 2's compliment of say no. "1010"? How will you feed it to the shift register in this scenario?
• Mitu Raj: Otherwise, the circuit given by @Savannah has to be wrong. Feed input serially. Take the 2's compliment out serially. No feed back as shown in her circuit.
• Shashank V M: Yes, I also feel the circuit is wrong. Apparently the OP copied it from here, on page 3. ece.uwaterloo.ca/~msachdev/ECE223/…
• Savannah Madison: @MituRaj Thanks for the guidelines.I will try to code and post my code here.