Hierarchichal netlist vs Flatten netlist?

Question

I'm learning about synthesis of VHDL code and I have the doubt about the advantages and disadvantages of Hierarchichal vs Flatten netlists. The first is like interconnection of blocks and the second one is like all the resources interconected?

Thanks,

• Andy aka: Sounds about right.

Answer 1

Hierarchical netlist: Since pins of submodules are accessible, it's easier to track paths for functional debugging and timing analysis. Pins can be forced or probed in post-synthesis simulations.

Flattened netlist: Synthesis tool can optimize the circuit better. That provides better speed, area, and power. Conversely, debugging capabilities are limited.