Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Sign up
Appearance settings

Pull requests: amaranth-lang/amaranth-soc

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

Make optional properties return None while uninitialized.
#26 opened Aug 22, 2020 by jfng Loading... updated Dec 10, 2021
csr.periph: add Peripheral base class.
#11 opened Mar 23, 2020 by jfng Loading... updated Dec 10, 2021
csr/bus: Take data width into account for register writes
#30 opened May 14, 2021 by kbeckmann Loading... updated Dec 10, 2021
CSR: Export Wishbone bridge from nmigen_soc.csr
#28 opened Apr 20, 2021 by Fatsie Loading... updated Dec 10, 2021
[WIP]wishbone.Connector class
#21 opened Jul 1, 2020 by Fatsie Loading... updated Feb 21, 2022
SRAM bus
#29 opened Apr 20, 2021 by Fatsie Loading... updated Feb 21, 2022
wishbone.bus.Decoder: Only assert stb when slave is selected
#31 opened Aug 23, 2021 by antonblanchard Loading... updated Feb 6, 2023
Implement RFC 60: UART peripheral.
#81 opened Mar 29, 2024 by jfng Draft updated Sep 25, 2024
1 of 2 tasks
[WIP] Add reference-level documentation
#82 opened Apr 9, 2024 by jfng Draft updated Mar 18, 2025
Add annotations for memory maps, wishbone and CSR primitives.
#58 opened Dec 5, 2023 by jfng Loading... updated Jul 30, 2025
Add annotations for memory maps, wishbone and CSR primitives [updated]
#104 opened Jul 30, 2025 by robtaylor Loading... updated Aug 1, 2025
ProTip! What’s not been updated in a month: updated:<2025年09月18日.

AltStyle によって変換されたページ (->オリジナル) /