LDRA Develops Multi-Core Analysis Capabilities to Detect and Ease Timing Coupling Interference
November 13, 2025
News
Wirral, United Kingdom. LDRA announced that its LDRA tool suite now supports enhanced analysis of timing coupling interference on multi-core architectures. Building on previous data coupling and control coupling tools, the new abilities present designers further insight into multi-core performance while allowing them to mitigate timing issues.
The LDRA tool suite supports both 32- and 64-bit instruction sets and addresses requirements traceability, coding standards compliance, and static and dynamic coverage analysis. The latest capabilities, when combined with LDRA’s data coupling and functional coupling tools, give engineers robust access and awareness into system behavior and operation.
According to the press release, the tool suite can recognize and quantify the effect of timing coupling interference to better aid developers when complying with worst-case execution time (WCET) requirements of multi-core guidelines such as AC-20-193.
“Hidden interference at the multi-core level can be significant,” said Ian Hennell, Operations Director, LDRA. “In a study we collaborated on with the United States Army DEVCOM Aviation & Missile Center Multi-Core Processing and Artificial Intelligence Laboratory, timing coupling interference resulted in up to a 40 percent increase in mean execution time. Now, armed with the ability to identify sources of timing coupling interference, their engineers can focus their development efforts where they will have maximum impact.”
Ideal applications include aerospace and defense, automotive, industrial controls, IoT, and space.
For more information, visit ldra.com.
Chad Cox. Production Editor, Embedded Computing Design, has responsibilities that include handling the news cycle, newsletters, social media, and advertising. Chad graduated from the University of Cincinnati with a B.A. in Cultural and Analytical Literature.
Storage
-
The Road to embedded world North America: BIWIN Introduces Efficient Memory for Embedded, Automotive, and Industrial Applications
November 03, 2025
-
SOCAMM: The New Memory Kid on the AI Block
August 28, 2025
-
Macronix Introduces Secure-Boot NOR Flash Memory
August 20, 2025
-
Goodram Enterprise SSDs Offer Power Loss Protection and Metadata Security for Critical Systems
August 14, 2025
Networking & 5G
-
Product of the Week: Infineon Technologies’ AIROC CYW55913 Connected Microcontroller
October 20, 2025
-
Gateworks and Morse Micro Partner to Bring Wi-Fi HaLow to Industrial IoT
October 15, 2025
-
Mouser Product of the Week: NXP Semiconductors’ IW610 IoT Optimized Wi-Fi 6 Tri-Radio Modules
October 06, 2025
-
Morse Micro Announces Mass Production of MM8108 Wi-Fi HaLow SoC, Modules, Evaluation Kit, and HaLowLink 2
September 23, 2025
Processing
-
VadaTech’s PCI594 FPGA Delivers 100GbE Connectivity and Xilinx VU13P UltraScale+TM Performance
November 11, 2025
-
Boost Your AI-Enabled Industrial and Consumer Devices with PSOCTM Edge
November 11, 2025
-
Small Footprint, Fast AI: Alif Semiconductor's Arm-Based Ensemble
October 31, 2025
-
POLYN Technology Announces First Silicon-Implemented NASP Chip
October 28, 2025
Security
-
Embedded AI Security: How Embedded System Manufacturers Can Strengthen Protection with Secure Boot Key Management
November 13, 2025
-
Evergy Selects Kigen’s Secure eSIM OS and eIM to Boost Network Efficiency and Grid Stability
November 12, 2025
-
RunSafe Enhances its SBOM Generator Abilities with New Open-Source License Compliance Feature
November 11, 2025
-
The Road to embedded world North America: Emproof Nyx Live Demo Shows Real Attacker Tools in Action
October 28, 2025