Status:
Available
FTADDR is a memory controller for DDR2,DDR3 and DDR4 SDRAM memory devices. It uses a strong error correction code to achieve exceptional fault tolerance.
On the memory side, the IP presents a DFI interface for connection to an on-chip physical layer (PHY) that manages the low-level timing and data recovery and then provides the I/O buffers. Towards the system-on-chip, it presents the memory through an AMBA AHB slave interface.
FTADDR can be synthesized with common commercial synthesis tools. The IP model is highly configurable and portable between different implementation technologies, for both FPGA and ASIC. For FPGA, specific imlementations are available for Xilinx Ultrascale and Altera UniPhy technologies. Implementation for Microchip PolarFire is on-going.
The IP core is available as a separate package or as an addition to commercial versions of the GRLIB VHDL library.
Contact sales@gaisler.com for licensing information.
File
Category
Revision
Date
Access
Data sheet and user's manual
2025.2
2025年10月30日
Free download
Password/
Contact us
Rad Hard Electronics
Silicon IP
Solutions
Company
Full ecosystem for mission critical System-on-a-Chip solutions
Kungsgatan 12, 411 19 Gothenburg, Sweden
info@gaisler.com
© Copyright 2025
The appearance of visual information from any organization does not imply or constitute an endorsement.