Behavioral modeling in computer-aided design
From Wikipedia, the free encyclopedia
High-level circuit modeling technique where behavior of logic is modeled
This article relies largely or entirely on a single source . Relevant discussion may be found on the talk page. Please help improve this article by introducing citations to additional sources.
Find sources: "Behavioral modeling in computer-aided design" – news · newspapers · books · scholar · JSTOR (April 2024)
Find sources: "Behavioral modeling in computer-aided design" – news · newspapers · books · scholar · JSTOR (April 2024)
In computer-aided design, behavioral modeling is a high-level circuit modeling technique where behavior of logic is modeled.
The Verilog-AMS and VHDL-AMS languages are widely used to model logic behavior.
Other modeling approaches
[edit ]- Register transfer level modeling: logic is modeled at register level
- Structural modeling: logic is modeled at both register level and gate level
References
[edit ]Analog Behavioral Modeling with the Verilog-A Language by Dan FitzPatrick, Ira Miller.
Stub icon
This computer science article is a stub. You can help Wikipedia by expanding it.