Skip to content

Navigation Menu

Sign in
Sign up
@tuandam0712
tuandam0712
Follow

Đàm Phúc Tuấn tuandam0712

Block or report tuandam0712

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. npu-uvm-verificationNxN npu-uvm-verificationNxN Public

    Parameterized NxN systolic-array NPU for signed matrix multiplication, implemented in SystemVerilog RTL and verified using UVM, SVA, directed testing, formal verification, functional coverage, and ...

    SystemVerilog 3

AltStyle によって変換されたページ (->オリジナル) /