Skip to content

#

rgmii

Here are 10 public repositories matching this topic...

Language: All

Filter by language

All 10 Verilog 5 SystemVerilog 2 VHDL 2 Python 1

0xArt / RGMII_Ethernet_Transceiver_Verilog

Verilog module to transmit/receive to/from RGMII compatible ethernet PHY

fpga verilog ethernet rgmii

Updated Dec 31, 2022
Verilog

maojinxiang / FPGA-ANLU-National-First-Prize

2025年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道安路二赛题国家级一等奖

python fpga udp image-processing embedded-systems verilog ethernet hdmi ov5640 sdram anlogic rgmii

Updated Jul 20, 2026
Verilog

0xArt / Passe_Passe_Network_Switch

A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.

fpga network udp switch ethernet rmii rgmii layer-2

Updated Jul 24, 2026
SystemVerilog

kokjo / misc_fpga

iCE40 and ECP5 fpga libraries and projects. Using the open source toolchain yosys+nextpnr. Quality may vary.

fpga uart blinky yosys ice40 pmod ecp5 nextpnr rgmii

Updated Jun 30, 2019
Verilog

xmos / lib_ethernet

Ethernet MAC library

ethernet mii rmii rgmii

Updated Jan 13, 2026
Python

0xArt / Passe_Passe_Example_Design

Passe Passe FPGA layer 2 network switchexample design

fpga network udp switch ethernet layer2 rmii rgmii network-switch

Updated Jul 24, 2026
SystemVerilog

zdxddmx / zynq_pdm_mic_udp_pc

基于 ZYNQ 的 PDM 麦克风阵列 UDP 音频流项目(FPGA + PC 上位机)

audio fpga zynq udp verilog pcm vivado ethernet modelsim pdm rgmii cic-filter

Updated Sep 9, 2026
Verilog

adilsondias-engineer / 22-fpga-order-book-pcie

Order book with PCIe interface - Hardware order book with PCIe Gen2 x4 for CPU communication

fpga vhdl xilinx low-latency order-book pcie trading-systems axi-stream artix-7 rgmii xdma

Updated Mar 23, 2026
VHDL

adilsondias-engineer / 06-fpga-udp-packet-parser-rgmii

UDP/IP parser for RGMII - Initial implementation (wrong interface for Arty A7). Lesson: Read hardware docs first! See MII versions for correct implementation.

fpga udp vhdl xilinx ethernet ip-stack learning-experience rgmii

Updated Jan 24, 2026
VHDL

isokkkddkdk / FPGA-Ethernet-Communication

Gigabit Ethernet communication stack on FPGA with RGMII, ARP, UDP/IP, CRC32, and Verilog HDL.

networking fpga hardware udp arp verilog ethernet quartus rgmii

Updated Jul 18, 2026
Verilog

Add this topic to your repo

To associate your repository with the rgmii topic, visit your repo's landing page and select "manage topics."