Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Sign up
Appearance settings
@sidhantp1906
sidhantp1906
Follow

Sidhant priyadarshi sidhantp1906

🎯
Focusing
Hey Folk's, I am Sidhant Priyadarshi working as a Senior GPU Design Verification Engineer at Samsung.

Block or report sidhantp1906

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
sidhantp1906 /README.md
  • πŸ‘‹ Hi, I’m @sidhantp1906
  • πŸ‘€ I’m interested in VLSI Systom on chip design
  • 🌱 I’m currently a student with enthusiasm in digital VLSI
  • πŸ’žοΈ I’m looking to collaborate with VLSI teams/companies
  • πŸ“« reach me ..through linkedin -sidhant priyadarshi

Popular repositories Loading

  1. RTC-Real-Time-Clock- RTC-Real-Time-Clock- Public

    Design of real time clock(RTC) using Verilog HDL

    Verilog 4

  2. 4-Request-First-Come-First-Serve-Arbiter 4-Request-First-Come-First-Serve-Arbiter Public

    4 request first come first serve arbiter design using verilog HDL

    Verilog 4 1

  3. TicTacToe TicTacToe Public

    TicTacToe game using verilog hdl and implementation in spartan-3 FPGA board

    Verilog 3 1

  4. binary-to-csd binary-to-csd Public

    verilog code to covert binary number into canonical signed digit(csd)

    Verilog 2

  5. Adcanced_Digital_Logic_Design-01fe19bec187 Adcanced_Digital_Logic_Design-01fe19bec187 Public

    Lab projects using Verilog HDL

    Verilog 2

  6. csd-multiplier-using-booth-technique csd-multiplier-using-booth-technique Public

    csd multiplier using booth technique in which i have converted binary multiplier into csd and multiplicand is binary.

    Verilog 1

AltStyle γ«γ‚ˆγ£γ¦ε€‰ζ›γ•γ‚ŒγŸγƒšγƒΌγ‚Έ (->γ‚ͺγƒͺγ‚ΈγƒŠγƒ«) /