Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Sign up
Appearance settings
@rstar900
rstar900
Follow
View rstar900's full-sized avatar
💭
Studieren, Arbeiten, Reisen, Wiederholen

Rachit Garg rstar900

💭
Studieren, Arbeiten, Reisen, Wiederholen
A PhD Research Fellow @ HVL Bergen. Working on the SFI Smart Ocean project. Setting the right bits at right places 😉.

Block or report rstar900

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
rstar900 /README.md

Hi there 👋 I am Rachit Garg.

A Computer Science Engineer from India (SRM Institute of Science and Technology, Kattankulathur) (2016 - 2020)

And MSc. in Embedded Systems Engineering @ Uni Stuttgart, Germany (2020 - 2023)

Currently learning more about IoT and Wireless Tech

Learnt or atleast dealt with quite a few programming and scripting languages before like C, C++, Java, Python, Rust, Go, Kotlin, C#, Swift, Dart, Python, HTML, CSS, Javascript, Typescript, Verilog, VHDL, Assembly (8086, RISC-V, and ARM), Bash script



Apart from programming languages, I also speak :

--> HINDI (Native Speaker)

--> ENGLISH (C1)

--> DEUTSCH (B2)

--> SVENSKA (Ja, jag förstår lite svenska)

--> NORSK (Litt bokmål også)



Love: Tech, Travel, Cars, Music, Movies and Racing games



Connect with me on

Linkedin Instagram Duolingo


Popular repositories Loading

  1. Dual-Core-RISC-V-Processor Dual-Core-RISC-V-Processor Public

    A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.

    Verilog 14 5

  2. vsomeip_examples vsomeip_examples Public

    Examples inspired from "vsomeip in 10 minutes" https://github.com/COVESA/vsomeip/wiki/vsomeip-in-10-minutes

    C++ 4 2

  3. Swift_Basics Swift_Basics Public

    Code taken from https://docs.swift.org/swift-book/GuidedTour/GuidedTour.html. Should run

    Swift 2

  4. OpenCV_CPP OpenCV_CPP Public

    OpenCV code from tutorials written in C++

    Makefile 2

  5. C_Bit_Manipulation_Tutorial C_Bit_Manipulation_Tutorial Public

    This repo contains a pdf document of a presentation that I created in my first year of Bachelors for giving a talk on Bit Manipulation in C..

    2

  6. C_Seven_Segment C_Seven_Segment Public

    A simulation of 10 digits displayed on console using a simulated seven segment display

    C 2

AltStyle によって変換されたページ (->オリジナル) /