Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly
Sign up
Appearance settings
@qleenju
qleenju
Follow
Graduate Student @ Lab of Integrated Circuits and Intelligent Systems (ICAIS), Nanjing University
  • Nanjing University
  • Nanjing, China
  • 16:19 (UTC +08:00)

Highlights

  • Pro

Block or report qleenju

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
qleenju /README.md

πŸ‘‹ Hi there, this is Qiong Li.

  • 🌱 I'm a graduate student at ICAIS Lab @ Nanjing University, majoring in Integrated Circuit Engineering.
  • πŸ‘€ I'm researching on Posit-based Hardware as well as its Applications in Deep Learning.
  • πŸ€” I'm currently working on Integration of Posit format with RISC-V.
  • πŸ”­ My main coding language is Verilog/SystemVerilog, but I'm also familiar with C, Python, MATLAB, etc.
  • πŸ’¬ Ask me about ...

Pinned Loading

  1. PDPU PDPU Public

    PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications

    SystemVerilog 43 7

AltStyle γ«γ‚ˆγ£γ¦ε€‰ζ›γ•γ‚ŒγŸγƒšγƒΌγ‚Έ (->γ‚ͺγƒͺγ‚ΈγƒŠγƒ«) /