Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Sign up
Appearance settings
@jakubcabal
jakubcabal
Follow

Jakub Cabal jakubcabal

Developer of FPGA firmware in project Liberouter (CESNET). Experience with VHDL and FPGA over 8 years.

Block or report jakubcabal

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
jakubcabal /README.md

Hi there πŸ‘‹

I am FPGA engineer in Czech Republic, technology enthusiast, food lover and Linux user (Fedora).

  • 🏒 I'm currently working at CESNET z.s.p.o.
  • πŸŽ“ My Alma mater: Brno University of Technology
  • πŸ“« How to reach me: Mastodon
  • ⚑ Fun fact: I know my ancestors until the 17th century.
  • 🎸 Music: ListenBrainz

Popular repositories Loading

  1. spi-fpga spi-fpga Public

    SPI master and SPI slave for FPGA written in VHDL

    VHDL 184 43

  2. uart-for-fpga uart-for-fpga Public

    Simple UART controller for FPGA written in VHDL

    VHDL 106 30

  3. rmii-firewall-fpga rmii-firewall-fpga Public

    RMII Firewall FPGA

    VHDL 25 3

  4. pipemania-fpga-game pipemania-fpga-game Public

    Pipe Mania - Game for FPGA written in VHDL

    VHDL 12 1

  5. sdram-tester-fpga sdram-tester-fpga Public

    SDRAM Tester implemented in FPGA

    VHDL 10 1

  6. cyc1000-rsu cyc1000-rsu Public

    The CYC1000 FPGA Remote System Upgrade project

    VHDL 7

AltStyle γ«γ‚ˆγ£γ¦ε€‰ζ›γ•γ‚ŒγŸγƒšγƒΌγ‚Έ (->γ‚ͺγƒͺγ‚ΈγƒŠγƒ«) /