-
Notifications
You must be signed in to change notification settings - Fork 40
Add Feature: golden-reference pipeline for FPGA/ASIC synthesis: online learning, quantization, arithmetic, export, verification, and RTL-matched PRNG#186
Open
ajyds wants to merge 2 commits into
Add golden-reference modules: arith, export, verif, prng
7f1a2a4
Select commit
Loading
Failed to load commit list.