-
Notifications
You must be signed in to change notification settings - Fork 18.4k
compile: name X1 as RA under RISC-V in comment, other than LR #52258
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
Ref: https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md#general-registers This commit does not modify any working code, it only alter one line of comment to enhance readability.
Thanks for your pull request! It looks like this may be your first contribution to a Google open source project. Before we can look at your pull request, you'll need to sign a Contributor License Agreement (CLA).
For more information, open the CLA check for this pull request.
This PR (HEAD: 26b5c75) has been imported to Gerrit for code review.
Please visit https://go-review.googlesource.com/c/go/+/399434 to see it.
Tip: You can toggle comments from me using the comments slash command (e.g. /comments off)
See the Wiki page for more info
Message from Gopher Robot:
Patch Set 1:
Congratulations on opening your first change. Thank you for your contribution!
Next steps:
A maintainer will review your change and provide feedback. See
https://go.dev/doc/contribute#review for more info and tips to get your
patch through code review.
Most changes in the Go project go through a few rounds of revision. This can be
surprising to people new to the project. The careful, iterative review process
is our way of helping mentor contributors and ensuring that their contributions
have a lasting impact.
During May-July and Nov-Jan the Go project is in a code freeze, during which
little code gets reviewed or merged. If a reviewer responds with a comment like
R=go1.11 or adds a tag like "wait-release", it means that this CL will be
reviewed as part of the next development cycle. See https://go.dev/s/release
for more details.
Please don’t reply on this GitHub thread. Visit golang.org/cl/399434.
After addressing review feedback, remember to publish your drafts!
Ref: https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md#general-registers
This commit does not modify any working code, it only alter one line of comment to enhance readability.
For lower case
raother thanRA: the RISC-V Assembly Manual defined register names as lowercase.