Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Sign up
Appearance settings
@donev-stan
donev-stan
Follow

Stanislav Donev donev-stan

♥️

Block or report donev-stan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Verilog Verilog Public

    A hands-on introduction to Verilog, a hardware description language. It's packed with code examples covering everything from basic logic gates and counters to complex designs like finite state mach...

    Verilog

  2. SystemVerilog SystemVerilog Public

    FIFO Verification Environment built with SystemVerilog, leveraging Object-Oriented Programming (OOP) for robust testbenches, including comprehensive Functional Coverage and SystemVerilog Assertions...

    SystemVerilog

AltStyle によって変換されたページ (->オリジナル) /