Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Sign up
Appearance settings
@SI-RISCV
SI-RISCV
Follow
View SI-RISCV's full-sized avatar
πŸ’―
Check https://github.com/riscv-mcu

SI-RISCV

πŸ’―
Check https://github.com/riscv-mcu
Deprecated account, please go to @riscv-mcu for latest hbird e203 riscv support, @Nuclei-Software for commercial Nuclei RISC-V Software support

Block or report SI-RISCV

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. e200_opensource e200_opensource Public archive

    Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

    Verilog 2.8k 1k

  2. hbird-e-sdk hbird-e-sdk Public archive

    Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/

    C 114 88

AltStyle γ«γ‚ˆγ£γ¦ε€‰ζ›γ•γ‚ŒγŸγƒšγƒΌγ‚Έ (->γ‚ͺγƒͺγ‚ΈγƒŠγƒ«) /