Here we are implementing Risc-V single cycle microprocessor on Basys3 (Artix-7) .We are testing with Fibonaccie Series and showing on 7 segment display.. Here we are using Vivado HLx software to generate bitstream for Basys3 kit and using Artix-7. I have also shared .xdc file for basys3.You have to customize .xdc file according to your requirement.
-
Notifications
You must be signed in to change notification settings - Fork 1
Here we are implementing Risc-V single cycle microprocessor on Basys3 (Artix-7) .We are testing with Fibonaccie Series and showing on 7 segment display..
License
Notifications
You must be signed in to change notification settings
Prajjv/RISC-V-Microprocessor-verilog-code-implementation-Artix-7-tested-with-Fibonacci-series-on-7seg
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Latest commit | ||||
Repository files navigation
About
Here we are implementing Risc-V single cycle microprocessor on Basys3 (Artix-7) .We are testing with Fibonaccie Series and showing on 7 segment display..
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published