This project contains a RISC-V 5-stage in-order core with an Sv39 MMU, supporting Integer and Multiplication extensions. To debug the core, I also developed an RV64 emulator in C for differential testing against the core (https://github.com/PorterLu/sustemu).
generated from chipsalliance/chisel-template
-
Notifications
You must be signed in to change notification settings - Fork 0
PorterLu/NiCore
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Latest commit | ||||
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published