Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly
Sign up
Appearance settings
@OctCarp
OctCarp
Follow
View OctCarp's full-sized avatar
πŸ˜΅β€πŸ’«
Hate exams. Learn research. Fear jobless.

Chunhui XU OctCarp

πŸ˜΅β€πŸ’«
Hate exams. Learn research. Fear jobless.
CS master student, 2025 batch @SUSTC . Learner, video gamer.
  • Southern University of Science and Technology
  • Shenzhen, China
  • 20:02 (UTC +08:00)

Highlights

  • Pro

Organizations

@octcarp-courses

Block or report OctCarp

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
OctCarp /README.md

Hi there πŸ‘‹

CSE Master's Student, 2025 Batch, @SUSTech .

My course projects are available on GitHub

πŸ“¦ Check course_proj_repo.md and my course code organization for course codes. Welcome to star⭐

Loading
  1. octcarp-courses/SUSTech_CS208-Algorithm_S23_Works octcarp-courses/SUSTech_CS208-Algorithm_S23_Works Public

    (1120/1100) Labs of CS208 2023 Spring: Algorithm Design and Analysis (ADA), SUSTech. Taught by Prof. Yuhui SHI.

    C++ 11 1

  2. SUSTech_CS202-Organization_2023s_Project-CPU SUSTech_CS202-Organization_2023s_Project-CPU Public

    (Verilog+MIPS+FPGA MINISYS) (121/100): Single Cycle CPU: Our project of CS202 2023 Spring: Computer Organization, SUSTech. Taught by Prof. Jin ZHANG.

    SystemVerilog 13

AltStyle γ«γ‚ˆγ£γ¦ε€‰ζ›γ•γ‚ŒγŸγƒšγƒΌγ‚Έ (->γ‚ͺγƒͺγ‚ΈγƒŠγƒ«) /