0
\$\begingroup\$

I need to implement the following block.

enter image description here

LD comes from a clocked control input but Adder and Score Register must be built using sequential logic. When control outputs 1, I load my score into Score Register but I don't know how to stop/freeze it because once LD is 1, I will be adding Score Register's output with the BUS, then load and then add it and so on.

How do I make my combinational circuit execute loading only once?

asked Jul 25, 2013 at 18:09
\$\endgroup\$

2 Answers 2

1
\$\begingroup\$

I think your only option is to use an edge triggered register like the 74173. Otherwise the circuit does not reach a stable state as you described.

answered Jul 25, 2013 at 18:36
\$\endgroup\$
0
\$\begingroup\$

Use a pulse detector circuit to convert the latch signal into a clock signal.

schematic

simulate this circuit – Schematic created using CircuitLab

answered Jul 25, 2013 at 18:37
\$\endgroup\$

Your Answer

Draft saved
Draft discarded

Sign up or log in

Sign up using Google
Sign up using Email and Password

Post as a guest

Required, but never shown

Post as a guest

Required, but never shown

By clicking "Post Your Answer", you agree to our terms of service and acknowledge you have read our privacy policy.

Start asking to get answers

Find the answer to your question by asking.

Ask question

Explore related questions

See similar questions with these tags.