0
\$\begingroup\$

enter image description here

In sequential circuit block diagram, it is said that some outputs are again fed back to inputs, after storing them in memory. But, where is that memory in an SR latch? In an SR latch, it is seen that the output is directly taken to the inputs, and there is no memory.

Math Keeps Me Busy
34.1k5 gold badges32 silver badges110 bronze badges
asked Oct 15, 2017 at 20:21
\$\endgroup\$
1
  • \$\begingroup\$ Welcome to EE.SE. There is a schematic button on the editor toolbar. It's easy to use and makes professional looking schematics to replace your Paint schematics. \$\endgroup\$ Commented Oct 15, 2017 at 20:24

1 Answer 1

1
\$\begingroup\$

Some of the inputs are taken from the outputs in your drawing, not the other way around. Left/Right direction in the drawing doesn't matter, signals always flow from outputs to inputs.

Since some of the inputs (one input from each NAND gate) are depending on the outputs of the NAND gates, it is sequential and with this particular configuration it has memory.

answered Oct 15, 2017 at 23:28
\$\endgroup\$

Your Answer

Draft saved
Draft discarded

Sign up or log in

Sign up using Google
Sign up using Email and Password

Post as a guest

Required, but never shown

Post as a guest

Required, but never shown

By clicking "Post Your Answer", you agree to our terms of service and acknowledge you have read our privacy policy.

Start asking to get answers

Find the answer to your question by asking.

Ask question

Explore related questions

See similar questions with these tags.