Synopsys' StarRCTM solution is the EDA industry’s gold standard for parasitic extraction. A key component of the Synopsys Digital Design Family , it provides a silicon accurate and high-performance extraction solution for SoC, custom digital, analog/mixed-signal. memory IC and 3DIC designs. Synopsys StarRC offers modeling of physical effects for advanced process technologies, including FinFET technologies at 16 nm, 14 nm, 10 nm, 7 nm, 5 nm, 3 nm and beyond. Its seamless integration with industry standard digital and custom implementation systems, timing, signal integrity, power, physical verification and circuit simulation flows along with debugging capability delivers unmatched ease-of-use and productivity to speed design closure and signoff verification. Synopsys StarRC comes with in-built field solver Rapid3DTM, which can serve as a reference or provide higher accuracy measurements. 2.5D and 3DIC extraction is also supported by Synopsys StarRC.
Synopsys StarRC parasitic extraction solutions tight integration with industry standard digital and custom implementation systems, physical verification timing, signal integrity, power, thermal and circuit simulation flows deliver unmatched ease-of-use and productivity to speed design closure and signoff verification.