Chronology of Microprocessors
Copyright © 2006-2024 Ken Polsson
internet e-mail:
ken@kpolsson.com
All rights reserved. Permission is granted to create web
links
to this site, not to copy these pages to other
web sites.
URL:
http://kpolsson.com/micropro/
References are numbered in [brackets], which are listed here.
A number after the dot gives the page in the source.
Last updated: 2023 October 25.
2002
- January 4
- Intel releases the 1.3 GHz Celeron processor. It features 256 kB level 2 cache, and 100 MHz system bus. The processor is manufacturing using a 0.13-micron process. Price is US118ドル in 1000-unit quantities. [1559]
- January 7
- Advanced Micro Devices releases the 1.73 GHz Athlon XP 2000+ processor. Price is US339ドル in 1000-unit quantities. [1551.8] [1559]
- Intel introduces 2.0 and 2.2 GHz Pentium 4 processors. They feature 8 kB Level 1 data cache, 12 kB Level 1 instruction cache, 512 kB Level 2 cache, 400 MHz system bus, two pipelined FPUs. The processor includes MMX, SSE, SSE2, and Hyper-Threading instructions, The 1.5-volt processor incorporates 55 million transistors in a 0.13-micron process. Prices are US364ドル (2.0 GHz) and US562ドル (2.2 GHz) in 1000-unit quantities. Code-name during development was Northwood. [1275.36] [1278.109,114] [1454.124] [1551.8] [1559]
- January
- Intel introduces the 2.0 GHz Xeon DP processor. It features 8 kB Level 1 data cache, 12 kB Level 1 instruction cache, 512 kB Level 2 cache, 533 MHz system bus, two pipelined FPUs, 64 GB address space. The processor includes MMX, SSE, SSE2, and Hyper-Threading instructions, and incorporates 55 million transistors in a 0.13-micron process. Code-name during development was Prestonia. [1278.114] [1454.124]
- Intel introduces the 1.5 GHz Xeon MP processor. It features 8 kB Level 1 data cache, 12 kB Level 1 instruction cache, 512 kB Level 2 cache, 400 MHz system bus, two pipelined FPUs, 64 GB address space. The processor includes MMX, SSE, and SSE2 instructions, and incorporates 240 million transistors in a 0.13-micron process. Code-name during development was Gallatin. [1454.124]
- Motorola introduces the 600 MHz PowerPC G4 processor. It features 32 kB Level 1 data cache, 32 kB Level 1 instruction cache, 256 kB Level 2 cache, 133 MHz system bus, five pipelined FPUs, 64 GB address space. The processor includes AltiVec instructions, and incorporates 33 million transistors in a 0.18-micron process. [1454.124]