Commit a5a18f5

committed

Fix MACOS ZTS in IR JIT

1 parent 724b8b7 commit a5a18f5Copy full SHA for a5a18f5

File tree

-2

lines changed

-2

lines changed

Submodule ir updated 1 file

Lines changed: 1 addition & 1 deletion

Original file line number	Diff line number	Diff line change
`@@ -457,7 +457,7 @@ static ir_ref jit_TLS(zend_jit_ctx *jit)`
`457`	`457`	`}`
`458`	`458`	`jit->tls = ir_TLS(`
`459`	`459`	`tsrm_ls_cache_tcb_offset ? tsrm_ls_cache_tcb_offset : tsrm_tls_index,`
`460`		`- tsrm_ls_cache_tcb_offset ? 0 : tsrm_tls_offset);`
	`460`	`+ tsrm_ls_cache_tcb_offset ? IR_NULL : tsrm_tls_offset);`
`461`	`461`	`return jit->tls;`
`462`	`462`	`}`
`463`	`463`	`#endif`

Comments

(0)