Commit e368295

committed

ci(p4): Change default revision for P4

1 parent 9c582dd commit e368295Copy full SHA for e368295

File tree

-7

lines changed

-7

lines changed

Lines changed: 1 addition & 1 deletion

Original file line number	Diff line number	Diff line change
`@@ -155,7 +155,7 @@ function build_sketch { # build_sketch <ide_path> <user_path> <path-to-ino> [ext`
`155`	`155`	`esp32c3_opts=$(echo "$debug_level,$fqbn_append" \| sed 's/^,//;s/,$//;s/,\{2,\}/,/g')`
`156`	`156`	`esp32c6_opts=$(echo "$debug_level,$fqbn_append" \| sed 's/^,//;s/,$//;s/,\{2,\}/,/g')`
`157`	`157`	`esp32h2_opts=$(echo "$debug_level,$fqbn_append" \| sed 's/^,//;s/,$//;s/,\{2,\}/,/g')`
`158`		`- esp32p4_opts=$(echo "PSRAM=enabled,USBMode=default,$debug_level,$fqbn_append" \| sed 's/^,//;s/,$//;s/,\{2,\}/,/g')`
	`158`	`+ esp32p4_opts=$(echo "PSRAM=enabled,USBMode=default,ChipVariant=postv3,$debug_level,$fqbn_append" \| sed 's/^,//;s/,$//;s/,\{2,\}/,/g')`
`159`	`159`	`esp32c5_opts=$(echo "PSRAM=enabled,$debug_level,$fqbn_append" \| sed 's/^,//;s/,$//;s/,\{2,\}/,/g')`
`160`	`160`
`161`	`161`	`# Select the common part of the FQBN based on the target. The rest will be`

Lines changed: 1 addition & 1 deletion

Original file line number	Diff line number	Diff line change
`@@ -174,7 +174,7 @@ Currently, the default FQBNs are:`
`174`	`174`	* ``espressif:esp32:esp32c3``
`175`	`175`	* ``espressif:esp32:esp32c6``
`176`	`176`	* ``espressif:esp32:esp32h2``
`177`		-* ``espressif:esp32:esp32p4:USBMode=default``
	`177`	+* ``espressif:esp32:esp32p4:USBMode=default,ChipVariant=postv3``
`178`	`178`
`179`	`179`	There are two ways to alter the FQBNs used to compile the sketches: by using the ``fqbn`` or ``fqbn_append`` fields in the ``ci.yml`` file.
`180`	`180`

Lines changed: 1 addition & 1 deletion

Original file line number	Diff line number	Diff line change
`@@ -2,7 +2,7 @@ fqbn:`
`2`	`2`	`esp32s3:`
`3`	`3`	`- espressif:esp32:esp32s3:USBMode=default,PartitionScheme=esp_sr_16,FlashSize=16M,FlashMode=dio`
`4`	`4`	`esp32p4:`
`5`		`- - espressif:esp32:esp32p4:USBMode=default,PartitionScheme=esp_sr_16,FlashSize=16M,FlashMode=qio`
	`5`	`+ - espressif:esp32:esp32p4:USBMode=default,ChipVariant=postv3,PartitionScheme=esp_sr_16,FlashSize=16M,FlashMode=qio`
`6`	`6`
`7`	`7`	`requires:`
`8`	`8`	`- CONFIG_SOC_I2S_SUPPORTED=y`

Lines changed: 4 additions & 4 deletions

Original file line number	Diff line number	Diff line change
`@@ -23,10 +23,10 @@ fqbn:`
`23`	`23`	`- espressif:esp32:esp32s3:PSRAM=opi,USBMode=default,PartitionScheme=huge_app,FlashMode=qio120`
`24`	`24`	`- espressif:esp32:esp32s3:PSRAM=opi,USBMode=default,PartitionScheme=huge_app,FlashMode=dio`
`25`	`25`	`esp32p4:`
`26`		`- - espressif:esp32:esp32p4:PSRAM=enabled,USBMode=default,PartitionScheme=huge_app,FlashMode=dio`
`27`		`- - espressif:esp32:esp32p4:PSRAM=enabled,USBMode=default,PartitionScheme=huge_app,FlashMode=dio,FlashFreq=40`
`28`		`- - espressif:esp32:esp32p4:PSRAM=enabled,USBMode=default,PartitionScheme=huge_app,FlashMode=qio`
`29`		`- - espressif:esp32:esp32p4:PSRAM=enabled,USBMode=default,PartitionScheme=huge_app,FlashMode=qio,FlashFreq=40`
	`26`	`+ - espressif:esp32:esp32p4:PSRAM=enabled,USBMode=default,ChipVariant=postv3,PartitionScheme=huge_app,FlashMode=dio`
	`27`	`+ - espressif:esp32:esp32p4:PSRAM=enabled,USBMode=default,ChipVariant=postv3,PartitionScheme=huge_app,FlashMode=dio,FlashFreq=40`
	`28`	`+ - espressif:esp32:esp32p4:PSRAM=enabled,USBMode=default,ChipVariant=postv3,PartitionScheme=huge_app,FlashMode=qio`
	`29`	`+ - espressif:esp32:esp32p4:PSRAM=enabled,USBMode=default,ChipVariant=postv3,PartitionScheme=huge_app,FlashMode=qio,FlashFreq=40`
`30`	`30`
`31`	`31`	`platforms:`
`32`	`32`	`qemu: false`

Comments

(0)