-
-
Notifications
You must be signed in to change notification settings - Fork 214
Commit 96ccceb
committed
RPC: Configure M4 memory as strongly ordered if booting from SDRAM.
If the Cortex-M4 core is booting from SDRAM, the memory region must be
configured as Strongly Ordered. Note that the Cortex-M4 core does not
seem to implement speculative prefetching, so there is no need to protect
the whole region from speculative prefetching with a second MPU region.
Signed-off-by: iabdalkader <i.abdalkader@gmail.com>1 parent fa34b9d commit 96ccceb
1 file changed
+29
-0
lines changedOriginal file line number | Diff line number | Diff line change | |
---|---|---|---|
| |||
163 | 163 |
| |
164 | 164 |
| |
165 | 165 |
| |
166 | + | ||
167 | + | ||
168 | + | ||
169 | + | ||
170 | + | ||
171 | + | ||
172 | + | ||
173 | + | ||
174 | + | ||
175 | + | ||
176 | + | ||
177 | + | ||
178 | + | ||
179 | + | ||
180 | + | ||
181 | + | ||
182 | + | ||
183 | + | ||
184 | + | ||
185 | + | ||
186 | + | ||
187 | + | ||
188 | + | ||
189 | + | ||
190 | + | ||
191 | + | ||
192 | + | ||
193 | + | ||
194 | + | ||
166 | 195 |
| |
167 | 196 |
| |
168 | 197 |
| |
|
0 commit comments