Skip to main content
Code Review

Return to Question

added 93 characters in body
Source Link
toolic
  • 15.1k
  • 5
  • 29
  • 211

This is 32bit ALUa 32-bit ALU with a zero flag,:

F2:0 Function
000 A AND B
001 A OR B
010 A + B
011 not used
100 A AND B
101 A OR B
110 A − B
111 SLT
 F2:0 Function
 000 A AND B
 001 A OR B
 010 A + B
 011 not used
 100 A AND B
 101 A OR B
 110 A − B
 111 SLT

SLT is set"set less than,than"; it sets the least the output of ALU to 1 if A < B.

This is the ALU module:

This is the test benchtestbench I built for the code:

Improvement to the ALU code or the test benchtestbench will be appreciated.

This is 32bit ALU with a zero flag,

F2:0 Function
000 A AND B
001 A OR B
010 A + B
011 not used
100 A AND B
101 A OR B
110 A − B
111 SLT

SLT is set less than, it sets the least the output of ALU to 1 if A < B

This is the ALU module

This is the test bench I built for the code

Improvement to the ALU code or the test bench will be appreciated.

This is a 32-bit ALU with a zero flag:

 F2:0 Function
 000 A AND B
 001 A OR B
 010 A + B
 011 not used
 100 A AND B
 101 A OR B
 110 A − B
 111 SLT

SLT is "set less than"; it sets the least the output of ALU to 1 if A < B.

This is the ALU module:

This is the testbench I built for the code:

Improvement to the ALU code or the testbench will be appreciated.

Changed the title to describe what the code does
Link

system Verilog 32bit 32-bit ALU design implementation and testbench

edited tags
Link
u185619
  • 937
  • 1
  • 7
  • 23
Source Link
u185619
  • 937
  • 1
  • 7
  • 23
Loading
default

AltStyle によって変換されたページ (->オリジナル) /