A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
Updated 2026年06月16日 09:24:42 +02:00
Block user
Please note that blocking a user has other effects, such as:
You will stop following each other and will not be able to follow each other.
This user will not be able to interact with the repositories you own, or the issues and comments you have created.
You will not be able to add each other as repository collaborators.