Re: amd64 kernels and text address

To: Martin Husemann <martin%duskware.de@localhost>
Subject: Re: amd64 kernels and text address
From: "Julio M. Merino Vidal" <jmmv84%gmail.com@localhost>
Date: 2008年3月26日 21:27:31 +0100

On Mar 26, 2008, at 14:40 , Martin Husemann wrote:

On Mon, Mar 24, 2008 at 01:09:40PM +0100, Julio M. Merino Vidal wrote:
Upon further inspection, I noticed the following in the resulting
binaries:
Idx Name Size VMA LMA File
off Algn
 0 .text 005c4548 ffffffff80100000 ffffffff80100000
00100000 2**6
 CONTENTS, ALLOC, LOAD, READONLY, CODE
Not that I could offer any help, but just note that sparc64 hassimilarconstraints (needs text + rodata merged and big-page aligned, putsdata
big-page aligned after that), and it works there:
Idx Name Size VMA LMAFile off Algn0 .text 00230100 0000000001000000 000000000100000000000100 2**7
 CONTENTS, ALLOC, LOAD, READONLY, CODE
One other note: the leading zeros should not realy hurt that much,as the
file is sparse, and all zeroes should compress pretty well.
How did you try to add your separate section?

I added a
 .section "foo"
 <multiboot header contents>
in locore.S and then added
 .foo : { *(.foo) }

in the linker script, before .text. I also tried with an allocatablesection.

Was that correct?

References:
- amd64 kernels and text address
  - From: Julio M. Merino Vidal
- Re: amd64 kernels and text address
  - From: Martin Husemann

Prev by Date: Re: amd64 kernels and text address
Next by Date: Re: toolchain/38315: make: ?= should resolve LHS
Previous by Thread: Re: amd64 kernels and text address
Next by Thread: RE: amd64 kernels and text address
Indexes:

Home | Main Index | Thread Index | Old Index