NASA Office of Logic Design

NASA Office of Logic Design

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.

APOLLO GUIDANCE COMPUTER (AGC) Schematics

The documents below, courtesy of Eldon C. Hall, are schematics for the Block II Apollo Guidance Computer.

Please see related documents on the AGC Integrated Circuits and Reliability Page. Detailed examination of the problems associated with the packages can be found in those reports, along with die related issues. Additionally, a partial analysis of Apollo devices has been conducted. The AGC NOR Gate Specifications goes along with this page. Additional documents related to and about the AGC are also available. Additionally, the Apollo Guidance Computer and Other Computer History will be of interest to readers of this page.

INDEX TO DRAWINGS

INTERFACE A25-A26

INTERFACE A27-A29

INTERFACE A30-A31

CLOCK OSCILLATOR

POWER SUPPLY

DUAL NOR GATE

RESTART MONITOR

SCALER MODULE

TIMER

S Q REGISTER AND DECODING

STAGE BRANCH DECODING MODULE

CROSS POINT GENERATOR NQI

CROSS POINT GENERATOR II

SERVICE GATES

COUNTER CELL 1

COUNTER CELL II

4 BIT MODULE (1 OF 4)

4 BIT MODULE (2 OF 4)

4 BIT MODULE (3 OF 4)

4 BIT MODULE (4 OF 4)

PARITY AND S REGISTER

ALARMS

MEMORY TIMING & ADDRESSING

RUPT SERVICE

INOUT I

INOUT II

INOUT III

INOUT IV

INOUT V

INOUT VI

INOUT VII

(.zip file)

SHEET 1 SHEET 2

SCHEMATIC AND FLOW DIAGRAM

INTERFACE A25-A26

DRAWING NO. 2005928

SCHEMATIC AND WIRING DIAGRAM

INTERFACE A27-A29

DRAWING NO. 2005912

SCHEMATIC

AGC POWER SUPPLY

INTERFACE A30-A31

DRAWING NO. 2005971

SCHEMATIC

CLOCK OSCILLATOR

MODULE NO. B7

DRAWING NO. 2005003

SCHEMATIC

POWER SUPPLY

MODULE NO. D7

DRAWING NO. 2005904

SHEET 1 SHEET 2

SHEET 3

SCHEMATIC

DUAL NOR GATE

DRAWING NO. 2005011

LOGIC FLOW DIAGRAM

RESTART MONITOR

CHANNEL 77 ALARM BOX

DRAWING NO. 2003305

LOGIC FLOW DIAGRAM

MODULE NO. A1

SCALER MODULE

DRAWING NO. 2005259

LOGIC FLOW DIAGRAM

MODULE NO. A2

DRAWING NO. 2005260

LOGIC FLOW DIAGRAM

MODULE NO. A3

S Q REGISTER AND DECODING

DRAWING NO. 2005251

LOGIC FLOW DIAGRAM

MODULE NO. A4

STAGE BRANCH DECODING MODULE

DRAWING NO. 2005262

LOGIC FLOW DIAGRAM

MODULE NO. A5

CROSS POINT GENERATOR NQI

DRAWING NO. 2005261

LOGIC FLOW DIAGRAM

MODULE NO. A6

CROSS POINT GENERATOR II

DRAWING NO. 2005263

LOGIC FLOW DIAGRAM

MODULE NO. A7

SERVICE GATES

DRAWING NO. 2005252

LOGIC FLOW DIAGRAM

MODULE NO. A8

4 BIT MODULE

DRAWING NO. 2005255

LOGIC FLOW DIAGRAM

MODULE NO. A9

4 BIT MODULE

DRAWING NO. 2005256

LOGIC FLOW DIAGRAM

MODULE NO. A10

4 BIT MODULE

DRAWING NO. 2005257

LOGIC FLOW DIAGRAM

MODULE NO. A11

4 BIT MODULE

DRAWING NO. 2005258

LOGIC FLOW DIAGRAM

MODULE NO. A12

PARITY AND S REGISTER

DRAWING NO. 2005253

LOGIC FLOW DIAGRAM

MODULE NO. A13

DRAWING NO. 2005269

LOGIC FLOW DIAGRAM

MODULE NO. A14

MEMORY TIMING & ADDRESSING

DRAWING NO. 2005264

LOGIC FLOW DIAGRAM

MODULE NO. A15

RUPT SERVICE

DRAWING NO. 2005265

LOGIC FLOW DIAGRAM

MODULE NO. A16

DRAWING NO. 2005266

LOGIC FLOW DIAGRAM

MODULE NO. A17

DRAWING NO. 2005267

LOGIC FLOW DIAGRAM

MODULE NO. A18

DRAWING NO. 2005268

LOGIC FLOW DIAGRAM

MODULE NO. A19

DRAWING NO. 2005270

LOGIC FLOW DIAGRAM

MODULE NO. A20

COUNTER CELL 1

DRAWING NO. 2005254

LOGIC FLOW DIAGRAM

MODULE NO. A21

COUNTER CELL II

DRAWING NO. 2005250

LOGIC FLOW DIAGRAM

MODULE NO. A22

DRAWING NO. 2005271

LOGIC FLOW DIAGRAM

MODULE NO. A23

DRAWING NO. 2005272

LOGIC FLOW DIAGRAM

MODULE NO. A24

DRAWING NO. 2005273

Apollo Guidance Computer and Other Computer History

Home - NASA Office of Logic Design
Last Revised: February 03, 2010
Web Grunt: Richard Katz
NACA Seal